Verilog digital system design : RT level synthesis, testbench, and verification Zainalabedin Navabi

By:

Publication details: New York McGraw-Hill 2006Edition: 2nd edDescription: xvi, 384 p. : ill. ; 24 cm. + 1 CD-ROM (4 3/4 in.)ISBN:

ISSN:

Subject(s):

DDC classification:

Item type: Books

Tags from this library: No tags from this library for this title.

Average rating: 0.0 (0 votes)

Holdings
Current library	Call number	Status	Date due	Barcode
Anna Centenary Library	621.392 NAV (Browse shelf(Opens below))	Available		490500

Previous								Next
Previous	621.392 MER Electronic chips & systems design languages	621.392 MIT Principles of Verilog PLI	621.392 NAV Verilog digital system design : RT level synthesis, testbench and verification	621.392 NAV Verilog digital system design : RT level synthesis, testbench, and verification	621.392 NAV Embedded core design with FPGAs	621.392 NAV VHDL : modular design and synthesis of cores and systems	621.392 NAV VHDL : modular design and synthesis of cores and systems	Next

Includes bibliographical references and index

There are no comments on this title.

to post a comment.

Find us on the map