Verilog digital system design : RT level synthesis, testbench and verification Zainalabedin Navabi

By:

Publication details: New Delhi Tata McGraw-Hill 2008Edition: Special Indian edDescription: xvi, 384 p. : ill. ; 23 cmISBN:

Subject(s):

DDC classification:

Item type: Books

Tags from this library: No tags from this library for this title.

Average rating: 0.0 (0 votes)

Holdings
Current library	Call number	Status	Date due	Barcode
Anna Centenary Library	621.392 NAV (Browse shelf(Opens below))	Available		257116

Includes bibliographical references and index

There are no comments on this title.

to post a comment.

Find us on the map