Search the Library Catalogue
Verilog digital system design : RT level synthesis, testbench and verification (Record no. 88531)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00762nam a2200217Ia 4500 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 191130s2008##################000#0#eng## |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9780070252219 |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.392 NAV |
| 100 ## - MAIN ENTRY--AUTHOR NAME | |
| Personal name | Navabi, Zainalabedin |
| 245 ## - TITLE STATEMENT | |
| Title | Verilog digital system design : RT level synthesis, testbench and verification |
| Statement of responsibility, etc | Zainalabedin Navabi |
| 250 ## - EDITION STATEMENT | |
| Edition statement | Special Indian ed |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication | New Delhi |
| Name of publisher | Tata McGraw-Hill |
| Year of publication | 2008 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | xvi, 384 p. : ill. ; 23 cm |
| 500 ## - GENERAL NOTE | |
| General note | Includes bibliographical references and index |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical Term | Electronic digital computers - Computer-aided design |
| Topical Term | Verilog (Computer hardware description language) |
| 991 ## - | |
| -- | 427269 |
| Withdrawn status | Lost status | Damaged status | Not for loan | Home library | Current library | Date acquired | Full call number | Accession Number | Price effective from | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|
| Anna Centenary Library | Anna Centenary Library | 09.10.2020 | 621.392 NAV | 257116 | 09.10.2020 | English Books |