Verilog digital system design : RT level synthesis, testbench and verification
Navabi, Zainalabedin
Verilog digital system design : RT level synthesis, testbench and verification
Zainalabedin Navabi
- Special Indian ed
- New Delhi Tata McGraw-Hill 2008
- xvi, 384 p. : ill. ; 23 cm