Normal view MARC view ISBD view

Verification techniques for system-level design

Fujita, Masahiro

Verification techniques for system-level design Masahiro Fujita, Indradeep Ghosh, and Mukul Prasad - Amsterdam Elsevier 2008 - viii, 240 p. : ill. ; 25 cm

Includes bibliographical references and index

ISBN: 9780123706164

ISSN: 2007028038

Subjects--Topical Terms:
Formal methods (Computer science)
Integrated circuits - Verification
Systems on a chip - Testing

Dewey Class. No.: 621.3815 FUJ

Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Verification techniques for system-level design

Find us on the map